
## 1 OF 12 SHEETS



ARCHITECTURAL REPRESENTATION OF CACHELESS COMPUTER SYSTEM FIGURE - 1




FIGURE - 2






FIGURE 3


## 4 OF 12 STEELS I





CONNECTION SCHEME FOR HIGH SPEED MEMORY BANKS FIGURE 4



FLEXIBLE CONNECTION SCHEME FOR MAIN EXECUTION MEMORY FIGURE 5









IMPLEMENTATION OF NON PIPELINED ARCHITECTURE


## FIGURE 8

## 






IMPLEMENTATION OF INTERRUPT LOGIC



11 OF PASTEETS E E E TO D I

POWER MANAGEMENT AND CONTROL LOGIC FIGURE 12



PARALLEL OPERATION WITH MULTIPROCESSORS FIGURE 13